

# United States Patent and Trademark Office

an

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
10/619,136		07/14/2003	David Mark	X-1269-1P US	X-1269-1P US 6066	
24309	7590	06/30/2004		EXAMINER		
XILINX, I			NGUYEN, JIMMY			
ATTN: LEG 2100 LOGIO		ARTMENT		ART UNIT PAPER NUMBER		
SAN JOSE,	CA 951	24		2829		
5. I. 1 700E,	011 )31.	<b>~</b> ·		2029		

Please find below and/or attached an Office communication concerning this application or proceeding.

•				ah				
		Application No.	Applicant(s)					
Office Action Summary		10/619,136	MARK ET AL.					
		Examin r	Art Unit					
		Jimmy Nguyen	2829					
Period f	The MAILING DATE of this communication ap or Reply	pears on th cover sheet w	ith the correspond nce address -	•				
THE - Extra afte - If th - If N - Fail Any	HORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. ensions of time may be available under the provisions of 37 CFR 1.7 r SIX (6) MONTHS from the mailing date of this communication. e period for reply specified above is less than thirty (30) days, a rep O period for reply is specified above, the maximum statutory period ure to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a ly within the statutory minimum of thi will apply and will expire SIX (6) MO e, cause the application to become A	reply be timely filed  rty (30) days will be considered timely.  NTHS from the mailing date of this communication  BANDONED (35 U.S.C. § 133).	ation.				
Status								
1)⊠	Responsive to communication(s) filed on 14 J	luly 2003.						
2a)□	This action is <b>FINAL</b> . 2b)⊠ This	s action is non-final.						
3)[	☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is							
	closed in accordance with the practice under	Ex parte Quayle, 1935 C.I	D. 11, 453 O.G. 213.					
Disposi	tion of Claims	•						
4)🖂	Claim(s) 1-26 is/are pending in the application	٦.						
	4a) Of the above claim(s) is/are withdra	own from consideration.						
5)[	Claim(s) is/are allowed.							
•	Claim(s) <u>1-26</u> is/are rejected.							
7)	Claim(s) is/are objected to.							
8)□	Claim(s) are subject to restriction and/or election requirement.							
Applica	tion Papers							
9)[	The specification is objected to by the Examine	er.						
10)🛛	10)⊠ The drawing(s) filed on <u>14 July 2003</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.							
	Applicant may not request that any objection to the	drawing(s) be held in abeya	nce. See 37 CFR 1.85(a).					
	Replacement drawing sheet(s) including the correct	ction is required if the drawing	g(s) is objected to. See 37 CFR 1.12	21(d).				
11)	The oath or declaration is objected to by the E	xaminer. Note the attache	d Office Action or form PTO-152	2.				
Priority	under 35 U.S.C. § 119							
a	Acknowledgment is made of a claim for foreign  All b) Some * c) None of:  1. Certified copies of the priority document  2. Certified copies of the priority document  3. Copies of the certified copies of the priority document application from the International Bureation See the attached detailed Office action for a list	ts have been received.  ts have been received in a  prity documents have been  au (PCT Rule 17.2(a)).	Application No n received in this National Stage					
	COO THE AMERICA ACTAINED CHIEF ACTION TO A 1151							
Attachme	nt(s)	•						
	ice of References Cited (PTO-892)		Summary (PTO-413)					
	ice of Draftsperson's Patent Drawing Review (PTO-948) rmation Disclosure Statement(s) (PTO-1449 or PTO/SB/08		(s)/Mail Date Informal Patent Application (PTO-152)					
	er No(s)/Mail Date <u>0604</u> .	6)  Other:						

Application/Control Number: 10/619,136

Art Unit: 2829

### **DETAILED ACTION**

## Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1 – 11, 13, 14, 17 – 26 are rejected under 35 U.S.C. 102(b) as being anticipated by Nicolai (US 5198707).

As to claim 1, Nicolai (fig 1) disclose a test configuration comprising:

An IC (connected to pin 10, column 2 line 65) to be tested;

An i/o pad (10) of the ic (connected to pin 10, column 2 line 65);

A current injector (12) on the IC (connected to pin 10, column 2 line 65) coupled between the i/o pad (10) for injecting a current at the i/o pad; and

A detector (switches and resistors) on the IC (connected to pin 10, column 2 line 65) for detecting a logic level of the i/o pad (10).

As to claims 2, 3, Nicolai (fig 1) disclose a test configuration comprising an output buffer, wherein an output terminal of the output buffer s coupled to the i/o pad and is tri-state buffer.

Application/Control Number: 10/619,136

Art Unit: 2829

As to claim 4, Nicolai (fig 1) disclose a test configuration comprising an input buffer, wherein an input terminal of the input buffer is coupled to the i/o/ pad (10).

As to claim 5, Nicolai (fig 1) disclose a test configuration comprising the current injector (12) is selectively enabled by a memory bit (predriver).

As to claim 6, Nicolai (fig 1) disclose a test configuration wherein the current injector (12) is a resistive element on the ic coupled between the i/o/ pad (10) and Vcc.

As to claim 7, Nicolai (fig 1) disclose a test configuration wherein the resistive element is a transistor (plurality of switches).

As to claim 8, Nicolai (fig 1) disclose a gate of the transistor (plurality of switches) is coupled to a memory bit (register 16).

As to claims 9, 10, Nicolai (fig 1) disclose the voltage reference node is a power node (Vcc) and ground node.

Application/Control Number: 10/619,136 Page 4

Art Unit: 2829

As to claim 11, Nicolai (fig 1) disclose IC is one of plurality of IC on a wafer.

**As to claim 13**, Nicolai (fig 1) disclose the IC is a programmable logic device.

As to claim 14, Nicolai (fig 1) disclose the detector (resistors and plurality of switches) is a boundary scan cell.

As to claims 17 - 26, Nicole (fig 1) and Yanagawa et al (fig 2) disclose a test configuration In *In re King*, 801 F.2d 1324, 1326 USPQ 136, 138 (Fed. Cir. 1986) it was held that: "Under the principles of Inherency, if a structure in the prior art necessarily functions in accordance with the limitations of a process or method claim of an application, the claim is anticipated." The court added, however, that: "This is not to say that the discovery of a new use for an old structure based on unknown properties of the structure might not be patentable to the discoverer as a process. *In re Hack*, 245 F.2d 246, 248, 114 USPQ 161, 163 (CCPA 1957)."

## Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the

Application/Control Number: 10/619,136 Page 5

Art Unit: 2829

invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

4. Claim 12 is rejected under 35 U.S.C. 103(a) as being unpatentable over Nicolai (US 5198707) in view of Yanagawa et al (US 6348810).

As to claim 12, Nicolai (fig 1) disclose the structure of a test configuration except for a probe card coupled to subset of the plurality of I/O pads; and ate coupled to the probe card.

On the other hand, Yanagawa et al teach (fig 2) a probe card (28) coupled to subset of the plurality of I/O pads (21); and ate (24) coupled to the probe card (28).

It would have been obvious to one having an ordinary skill in the art at the time of the invention was made to modify the test structure of Nicole and use the probe card with ate of Yanagawa for the purpose of testing numerous IC device at the same time.

# Allowable Subject Matter

5. Claims 15, 16 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Art Unit: 2829

The prior art of record do not disclose a test configuration further comprising a second transistor coupled between the input pad and a ground node;

A memory bit coupled to a gate of the first transistor; and

A memory bit coupled to a gate of the second transistor.

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jimmy Nguyen at (703) 306-5858. Any inquiry of a general nature of relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 305-4900.

JN. June 26, 2004

Lameler